UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15161

5.1i NGDAnno - When preserving hierarchy, a GSR port will be added to each instance on which hierarchy was preserved.

Description

Keywords: 5.1i, NGDAnno, keep, hierarchy, GSR, port

Urgency: Standard

General Description:
In the 5.1i software, the KEEP_HIERARCHY constraint allows the design hierarchy to be preserved in the timing simulation netlist. To connect the GSR signal to the entire design, a GSR port is added to each hierarchical block. This causes a mismatch in the lower levels of hierarchy between the ports in the RTL and the simulation netlist.

Solution

This should not cause any issues when you simulate the entire design.

If a lower level of hierarchy is being simulated separately, you must modify the testbench to include the GSR port for the hierarchical block being simulated.

This problem is fixed in the 6.1i software release.
AR# 15161
Date Created 07/15/2002
Last Updated 08/11/2005
Status Archive
Type General Article