We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15166

5.1i Timing Simulation - Period and pulse width checks are not adjusted when the CLKIN_DIVIDE_BY_2 property is set on the DCM


Keywords: timing, simulation, DCM, CLKIN_DIVIDE_BY_2

Urgency: Standard

General Description:
When the CLKIN_DIVIDE_BY_2 attribute is used, the period and pulse width checks should be divided by two. However, when I use this attribute, the checks are not being adjusted, and invalid period and pulse width violations occur during simulation.


This problem is fixed in the latest 5.1i Service Pack, available at:
The first service pack containing the fix is 5.1i Service Pack 1.
AR# 15166
Date Created 07/16/2002
Last Updated 08/11/2005
Status Archive
Type General Article