We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15280

LogiCORE SPI-4.2 (POS-PHY L4) v5.0 - VCS Simulation with PhaseAlignEn = "1" fails to perform properly (RSClk stops toggling)


General Description:

When I use VCS simulation with PhaseAlignEn set to "1", RSClk stops toggling after Reset_n is de-asserted.


This appears to be due to an incompatibility between the Verilog model and the VCS simulator. This issue is currently under investigation. To work around this problem, use static phase alignment (Phase = "0").

For information on additional known issues regarding the PhaseAlignEn signal, please see (Xilinx Answer 15267).

AR# 15280
Date Created 09/03/2007
Last Updated 05/03/2010
Status Archive
Type General Article