We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15578

LogiCORE SPI-4.2 (POS-PHY L4) - A simulation of a PL4 core with NC-Verilog or VCS causes inconsistent behavior


When I simulate a POS PHY L4 core using NC-Verilog (by Cadence) or VCS (by Synopsys), unusual and inconsistent behaviors occur. Behaviors include: 


- Packets being dropped. 

- SnkFFErr being asserted. 

- Packets being issued to the user/FIFO interface without SOP (i.e., SnkFFSOP is being dropped). 

- SnkFFData bytes being swapped. 

- An error being reported on every other training pattern. 


This problem may not be limited to NC-Verilog and VCS. It could occur on other simulators as well.


When a PL4 core is simulated in Verilog, race conditions that show the above behaviors can occur. You may avoid the failures above by not using the following simulator switches (options): 


For NC-Verilog (Cadence), simulate without: 




For VCS (Synopsys), simulate without: 


AR# 15578
Date Created 09/03/2007
Last Updated 05/14/2014
Status Archive
Type General Article