UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15647

5.1i CPLD Hprep6 - For a CoolRunner-II XC2C512, the I/O standard settings in the JEDEC files are reversed

Description

General Description: 

In the JEDEC files produced by the 5.1i software for a CoolRunner-II XC2C512, the bits used to determine I/O standards are reversed. Therefore, an I/O pin that was intended to be a 1.5V or 1.8V standard is configured as a 2.5V or 3.3V standard, and vice-versa.

Solution

This problem is fixed in the latest 5.1i Service Pack, available at: 

http://support.xilinx.com/support/techsup/sw_updates  

The first service pack containing the fix is 5.1i Service Pack 2.

AR# 15647
Date Created 09/03/2007
Last Updated 05/08/2014
Status Archive
Type General Article