UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15740

5.1i Incremental Design - MAP reports more area groups than I created

Description

Keywords: area group, area, group, MAP, incremental design

Urgency: Standard

General Description:
When my design contains TBUFs, multipliers, or block RAMs, MAP reports more area groups than I created. For example, I created four area groups, but MAP reports that six area groups exist.

Solution

This problem occurs because TBUFs, multipliers, and block RAMs are split into their own separate area groups. For instance, if a single area group is created for a piece of your design that contains slice logic, TBUFs, multipliers, and block RAMs, the area group is split into four separate area groups.

For example:
AREA_GROUP "Logic_Group_A" RANGE = SLICE_X0Y13:SLICE_X9Y0 ;
AREA_GROUP "Logic_Group_A" RANGE = TBUF_X0Y13:TBUF_X8Y0 ;
AREA_GROUP "Logic_Group_A" RANGE = RAMB16_X0Y0:RAMB16_X0Y0 ;
AREA_GROUP "Logic_Group_A" RANGE = MULT18X18_X0Y0:MULT18X18_X0Y0 ;
AR# 15740
Date Created 10/02/2002
Last Updated 01/19/2006
Status Archive
Type General Article