We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15844

5.1i CPLD CoolRunner-II TSim - DataGate does not work in timing simulation when it is applied to a clock net


Keywords: 5.1i, DataGate, Timing Simulation

Urgency: Standard

General Description:
DataGate does not latch clock inputs during timing simulation.


This problem is fixed in the latest 5.1i Service Pack, available at:
The first service pack containing the fix is 5.1i Service Pack 2.
AR# 15844
Date Created 10/11/2002
Last Updated 03/05/2006
Status Archive
Type General Article