UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15966

Packaging FPGA/CPLD/PROM - Dry Bake Cycle: Is there a maximum number of dry bake cycles that can be performed at 125 C?

Description

General Description:

What does Xilinx recommend for the number of dry bake cycles that can be performed at 125 C?

Solution

Xilinx recommends that package lots other than Xilinx Flip-Chips are baked not more than two times. Flip-Chips can be baked three times after assembly.

NOTE: Xilinx Flip-Chip packages are still evolving and further testing may change this limit.

AR# 15966
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article