UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16038

10.1 Floorplan Editor/PACE - How do I assign a pin location with empty source code that contains only port declarations?

Description

How do I assign a pin location with empty source code that contains only port declarations?

Solution

For NGDBuild, you must use the "-u" option in order to run this flow. 

 

From Project Navigator, right-click "Translate" and select "Properties." 

 

Check the box to "Allow Unexpanded Blocks", then start PACE.

 

Using Leonardo Spectrum and Synplify, you can begin to LOC pins without the "-u" option. After you select the UCF file, start PACE by double- clicking "Assign Package Pins" from the process window. The following error will then be reported: 

 

"ERROR:XdmHelpers:828 - File 'c:/f21/iseexamples/tester/_ngo/and_gate.ngo' is not in NGD or XDB format. Error: NGDBUILD failed." 

 

Start PACE again by double-clicking "Assign Package Pins". PACE will start and indicate that there are unconnected ports. You can then click "Yes" to enable the I/Os to be shown. PACE will show input ports as being undefined; output ports will be noted as output ports.  

 

NOTE: This procedure will not work for XST.

 

Launch PACE/Floorplan Editor from the command line (pace) and load in the empty source code. PACE can perform pin location and write out a UCF for your port declarations.

AR# 16038
Date Created 09/03/2007
Last Updated 05/15/2014
Status Archive
Type General Article