UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16067

3.1 EDK - The DCR_DBus of OPB2PLB_BRIDGE is connected to GND when a DCR interface is enabled

Description

Keywords: DCR, OPB2PLB Bridge, EDK, Platform Generator, PlatGen

Urgency: Standard

General Description:
Platform Generator connects the DCR_DBus of OPB2PLB_BRIDGE to GND when a DCR interface is enabled (C_OPB_REG_INTFC = 0). This breaks the DCR DBus daisy chain, resulting in an incorrect design.

Solution

1

This problem is fixed in the latest 3.1 EDK Service Pack, available at:
http://www.xilinx.com/ise/embedded/edk.htm

The first service pack containing the fix is EDK 3.1 Service Pack 2.

2

The MPD of the OPB2PLB_BRIDGE is incorrect. The DCR_DBus port is assigned to the incorrect default connector.

It is currently assigned as:

PORT DCR_DBus = DCR_DBus, DIR=I, VEC=[0:C_DCR_DWIDTH-1], BUS=SDCR

It should be assigned as:

PORT DCR_DBus = DCR_Sl_DBus, DIR=I, VEC=[0:C_DCR_DWIDTH-1], BUS=SDCR

You can make this change to the opb2plb_bridge_v2_0_0.mpd file that is located in the following directory:

EDK\hw\coregen\ip\xilinx\pcores\com\xilinx\ip2\processor\opb2plb_bridge_v1_00_a\data
AR# 16067
Date Created 11/04/2002
Last Updated 04/28/2006
Status Archive
Type General Article