UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16106

LogiCORE MAC FIR v5.0 - Why do I get memory collision errors when doing a back-annotated Verilog simulation of the MAC FIR?

Description

Keywords: MAC FIR, back annotated, simulation, collisions, memory, 3.0, 5.0, 5.1

Why do I get memory collision errors when doing a back-annotated Verilog simulation of the MAC FIR?

Solution

This is a known problem.

Currently some simulators, such as NCSIM error out and will stop simulating. Other simulators will finish simulation, such as MTI's ModelSim, and the results will be correct.
AR# 16106
Date Created 09/03/2007
Last Updated 04/01/2009
Status Archive
Type General Article