We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16181

5.1isp2 NGDAnno, NGD2VHDL, NGD2VER, KEEP_HIERARCHY - In hierarchical blocks, extra ports with "\$s_annotrans_" are created, and a number of ports are left floating


Keywords: NGDAnno, NGD2VHDL, NGD2VER, KEEP_HIERARCHY, extra, ports, floating, \$s_annotrans_

Urgency: Standard

General Description:
When I use Synplify as the synthesis tool and attempt to use a KEEP_HIERARCHY constraint, the ports of the hierarchical blocks in the simulation netlist are not preserved correctly. In some cases, extra ports with a "\$s_annotrans_" prefix are added to the port list.

For example, assume that a module should only have four ports: clk, reset, data_out, addr.

The module should look like:

module test (
data_out, addr, clk, data_out);

Instead it, looks like:

module test (
data_out, addr, clk, data_out, \$s_annotrans_addr);

Note the extra port named "\$s_annotrans_addr". Additionally, the actual "addr" port is not connected.


This problem is fixed in the latest 5.1i Service Pack, available at:
The first service pack containing the fix is 5.1i Service Pack 3.
AR# 16181
Date Created 11/18/2002
Last Updated 08/11/2005
Status Archive
Type General Article