We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16215

3.1 EDK - Platform Generator can rerun XST when the HDL code in the "myip" directory changes


Keywords: PlatGen, MYIP, HDL, Compile

Urgency: Standard

General Description:
PlatGen may be directed to rerun XST when HDL code in the "myip" directory changes.

If you wish to use Platform Generator as an individual core development tool, you must add the new parameter "CORE_STATE=DEVELOPMENT" to the MPD file. This forces PlatGen to rebuild the core on each run.


This feature is added in the latest 3.1 EDK Service Pack, available at:

The first service pack containing the feature is EDK 3.1 Service Pack 2.
AR# 16215
Date Created 11/21/2002
Last Updated 04/28/2006
Status Archive
Type General Article