UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16216

3.1 EDK - Platform Generator generates an incorrect VHDL file for an OPB ATMC core

Description

Keywords: PlatGen, EDK, SP2, OPB ATMC, VHDL

Urgency: Standard

General Description:
The top-level system.vhd file generated by PlatGen contains incorrect connections to the IBUF/OBUF for the ATMC "rx" and "tx" address and "rx" data ports. The buffers are connected to the signals called "*_IBUF" when they should be connected to signals called "*_I".

This problem causes XST to fail and report the following error:

"ERROR: HDLParsers:821 - /proj/swop3/roms/results/F.24.0/virtex2p/mpd/sol/opb_atmc_v1_00_b/run/hdl/system.vhd Line 1556. Wrong index type for inst_opb_atmc_txaddr_ibuf."

Solution

This problem is fixed in the latest 3.1 EDK Service Pack, available at:
http://www.xilinx.com/ise/embedded/edk.htm

The first service pack containing the fix is EDK 3.1 Service Pack 2.
AR# 16216
Date Created 11/21/2002
Last Updated 04/28/2006
Status Archive
Type General Article