We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1624

*Obselete* dup to soln 5021


Keywords: xc4000, xc5200, tap, configuration, jtag, bitstream

Urgency: Standard

General Description:

The XC4000E, XC4000EX, and XC5200 can all be configured through
the TAP. The configuration process is virtually identical to
the non-JTAG/BOUNDARY scan configuration process, except that
interface to the FPGA is done through the TAP.


The .bit file or .rbt file can be used to configure the
XC4000E, XC4000EX, and XC5200 via the JTAG TAP without
any special modifications
AR# 1624
Date Created 12/27/1996
Last Updated 10/01/2003
Status Archive
Type General Article