We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16597

3.1 EDK - PlatGen uses an incorrect part when synthesizing in XST


Keywords: EDK, EST, Platform Generator, PlatGen, XST, part, family

Urgency: Standard

General Description:
When I run the "Generate Netlist" process in XPS, Platform Generator passes an incorrect part to XST.


This will be resolved in a future release of the EDK software.
AR# 16597
Date Created 01/30/2003
Last Updated 04/28/2006
Status Archive
Type General Article