UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16629

Virtex-II Pro RocketIO - RXRECCLK is not generated if TXUSRCLK and TXUSRCLK2 are not driven

Description

Urgency: Hot 

 

General Description:  

RXRECCLK is not generated if TXUSRCLK and TXUSRCLK2 are not driven when only the RX side of the transceiver is enabled.

Solution

The selection line for the mux that feeds the de-serializer is clocked by TXUSRCLK/TXUSRCLK2. If this clock is not present, the output of the mux is unknown, so there is no reliable clock to which the PLL can lock.  

 

Therefore, the TXUSRCLK/TXUSRCLK2 must always be driven when the transceiver is used to receive data.

AR# 16629
Date Created 09/03/2007
Last Updated 05/15/2014
Status Archive
Type General Article