We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16724

6.1i Virtex-II PAR - LUT RAM may be placed in an unroutable configuration


Keywords: unroutable, unrouted, RAM, LUT RAM

Urgency: Standard

General Description:
In some cases, when LUT RAM slices are autoplaced, a conflict occurs for shared routing resources on address pins and results in unroutable designs.


This problem is scheduled to be fixed in 6.2i . Meanwhile, you can work around this issue by using placement constraints to prevent the conflicting placement of LUT RAM.
AR# 16724
Date Created 09/03/2007
Last Updated 10/23/2008
Status Archive
Type General Article