We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16732

5.2i Speed Files/Timing - Incorrect Clock-to-Pad times are reported for prorated signals


Keywords: clock to pad, clock2pad, prorated, signals, speed files

Urgency: Standard

General Description:
I perform timing analysis on my design using the default values; if I rerun the process with the analysis prorated on temperature and voltage, the new values are small and are too optimistic.


This problem is fixed in the latest 5.2i Service Pack, available at:
The first service pack containing the fix is 5.2i Service Pack 1.
AR# 16732
Date Created 02/24/2003
Last Updated 03/06/2005
Status Archive
Type General Article