We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16785

v1.5 Aurora 401 Reference Design - The FIFO_ERR and CHANNEL_UP signals become "X" in VHDL simulation


The FIFO_ERR and CHANNEL_UP signals become "X" in a simulation of the VHDL model of an Aurora 401 design.


This is because of a problem with the VHDL Vital model for the FDRSE. The issue was fixed in version 1.6 of the Aurora reference design (a different model is used). 


The FDRSE problem will be fixed in the 6.1i software, as Xilinx will move to the use of behavioral models rather than Vital.

AR# 16785
Date Created 09/03/2007
Last Updated 05/15/2014
Status Archive
Type General Article