UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16808

6.1i XST - Casex statement causes incorrect logic implementation

Description

Keywords: ISE, 5.1, Verilog, synthesis, simulation

My Verilog code uses a casex statement, and I use XST to synthesize the code. When I compare the behavioral simulation result of my code to the post-synthesis simulation results, they do not match.

Solution

This issue is fixed in ISE 7.1i
AR# 16808
Date Created 03/06/2003
Last Updated 03/05/2006
Status Archive
Type General Article