We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16834

6.1i Timing Analyzer/TRCE - Clock skew on a PERIOD constraint is reported differently than in a previous release


General Description:

The clock skew reported in my PERIOD constraint is different than it was in a previous software release.


Clock skew computation has changed in 6.1i. In previous releases, all clock skew between two registers, whether on global routing or local, was calculated with maximum source and maximum destination clock arrival times.

In the 6.1i tools, global clock skew is still calculated using the maximum source and maximum destination clock delays (the global clock is defined as having a BUFG or equivalent component in the clock path).

For all other clocks (clocks using other routing such as local routing) the setup skew will be the minimum destination clock arrival time less the maximum source clock arrival time, and the hold skew will be the maximum destination clock arrival time less the minimum source clock arrival time.

AR# 16834
Date Created 09/03/2007
Last Updated 01/18/2010
Status Archive
Type General Article