UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16913

3.1 EDK OPB_SDRAM/PLB_SDRAM - I try to access the SDRAM, but the first few transactions are ignored

Description

General Description: 

When I try to access the SDRAM, the first few transactions are ignored.

Solution

The OPB_SDRAM/PLB_SDRAM controllers perform the device initialization sequence on power-up and reset conditions for ~100uS; no operations are recognized during this time.

AR# 16913
Date Created 09/03/2007
Last Updated 05/15/2014
Status Archive
Type General Article