We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 16992

LogiCORE RapidIO - What are the jitter requirements on the clock for the RapidIO solution ?


General Description:

What are the jitter requirements for the system clock (sys_clk) and receive clock (rx_clk) when using the LogiCORE RapidIO PHY?


The system clock and the receive clock are both fed into a DCM inside the core. So the jitter specifications for these input clocks are the same as the jitter specifications for the DCM. Also, consult the RapidIO Specification for information on system clocking related to jitter, skew, and the system timing budget. A copy of the RapidIO specification can be obtained from:


The DCM requirements are in the device data sheets at:


AR# 16992
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article