UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17020

Virtex-II Pro RocketIO Transceiver User Guide (v2.0) - Error in Loc Grid and Package Pins Table

Description

Keywords: Rocket I/O, User Guide, pin out, data sheet, Virtex-II Pro, MGT, GT_X0Y1, GT_X1Y0, RocketIO, data, sheet

Urgency: Hot

General Description:
Table 4-1 in v2.0 of the RocketIO User's Guide has the incorrect pinouts for the following GT components in the FG256 package:

GT_X0Y1 - T10, T11, T12, T13
GT_X1Y0 - A4, A5, A6, A7

Solution

The correct pinouts for these two RocketIO blocks are below and can be verified in the FPGA Editor:

GT_X0Y1 - A4, A5, A6, A7
GT_X1Y0 - T10, T11, T12, T13
AR# 17020
Date Created 09/03/2007
Last Updated 04/10/2003
Status Active
Type ??????