UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17023

XST - "ERROR:Xst:797 - file_name line xx: unsupported Clock statement"

Description

Keywords: clk'event, ISE, 5.2, dual, edge, CoolRunner

Urgency: Standard

General Description:
What kinds of clock statements are supported?

Solution

XST does not support the use of a complex condition check inside a process block in VHDL.

For example, the following code will result in an error:

<code>
if (clk1'event or clk1 = '1') or (clk2'event or clk2 = '1') then
</code>


When inferring hardware from HDL, it is important to keep in mind the type of hardware you want.

The XST User Guide is available at:
http://support.xilinx.com/support/software_manuals.htm
It contains basic templates for the various FPGA/CPLD hardware that can be inferred with HDL code. If you model your HDL code after the templates provided, you will infer the desired hardware.

However, the error message in the title of this solution will also appear when attempting to infer a dual-edge triggered flip-flop:

<code>
if clk'event then
</code>

in any device other than a CoolRunner-II, as the CoolRunner-II is the only device that has dual-edge triggered flip-flops.
AR# 17023
Date Created 04/07/2003
Last Updated 10/20/2005
Status Active
Type General Article