UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17037

6.1 EDK - "ERROR: bit boundaries of instances opb_ethernet_0 and opb_ethernet_0 overlap!"

Description

Keywords: EDK, EST, PlatGen, OPB

Urgency: Standard

General Description:
PlatGen reports the following error:

"ERROR: bit boundaries of instances opb_ethernet_0 and opb_ethernet_0 overlap!
make: *** [implementation/system.ngc] Error 1"

Solution

This occurs because the peripheral has two slave interfaces. The following is a copy of the MHS file for the "opb_ethernet_0" peripheral. The MSOPB is a master/slave interface. The SOPB is also a slave interface. Remove one of these references to resolve this error.

-------------------------------------------
BEGIN opb_ethernet
PARAMETER INSTANCE = opb_ethernet_0
PARAMETER HW_VER = 1.00.k
PARAMETER C_DMA_PRESENT = 1
PARAMETER C_DEV_BLK_ID = 0
PARAMETER C_IPIF_FIFO_DEPTH = 16384
PARAMETER C_BASEADDR = 0x60000000
PARAMETER C_HIGHADDR = 0x60003FFF
PORT OPB_Clk = opb_clk
PORT IP2INTC_Irpt = ethernet_intr
PORT PHY_tx_clk = phy_tx_clk
PORT PHY_rx_clk = phy_rx_clk
PORT PHY_crs = phy_crs
PORT PHY_dv = phy_dv
PORT PHY_rx_data = phy_rx_data
PORT PHY_col = phy_col
PORT PHY_rx_er = phy_rx_er
PORT PHY_tx_en = phy_tx_en
PORT PHY_rx_en = phy_rx_en
PORT PHY_tx_er = phy_tx_er
PORT PHY_tx_data = phy_tx_data
PORT PHY_Mii_clk = phy_mii_clk
PORT PHY_Mii_data = phy_mii_data
PORT PHY_rst_n = phy_rst_n
BUS_INTERFACE MSOPB = opb_v20_0
BUS_INTERFACE SOPB = opb_v20_0
END
AR# 17037
Date Created 04/08/2003
Last Updated 03/05/2006
Status Archive
Type General Article