UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17073

3.2sp1 EDK - Add/Edit Hardware Platform Specification generates wrong system ports

Description

Keywords: EDK, 3.2, XPS, XFLOW, Hardware, Platform, Specification, Add, Edit

Urgency: Standard

General Description:
Under Add/Edit Hardware Platform Specification --> Ports, the rx input port of the UART Lite automatically changes to an output port. It is not possible to change it into an input. In the "system.mhs" file, it is declared as an output as well.

Solution

To work around this issue, open the "system.mhs" file and change the line from:
PORT rx = rx, DIR = OUT
to:
PORT rx = rx, DIR = IN

This problem is fixed in the latest 3.2 EDK Service Pack, available at:
http://support.xilinx.com/ise/embedded/edk.htm
The first service pack containing the fix is 3.2 EDK Service Pack 2.
AR# 17073
Date Created 04/16/2003
Last Updated 04/28/2006
Status Archive
Type General Article