UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17120

9.1i PrimeTime/NETGEN - Why do I obtain different results between a flat hierarchy and a non-flat hierarchy?

Description

Why do I obtain different results between a post-PAR netlist with a flat hierarchy and one with a non-flat hierarchy?

Solution

The translation can produce SDC constraints for annotation only onto a flat post-PAR Verilog netlist.

AR# 17120
Date Created 09/03/2007
Last Updated 05/15/2014
Status Archive
Type General Article