UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17133

System Generator for DSP and XtremeDSP Development Kit - Why do I have to use a free running clock for SysGen Hardware Co-Simulation when using the ADC or DAC?

Description

General Description:

Why do I have to use a free running clock for SysGen Hardware Co-Simulation when using the ADC or DAC?

Solution

This is because the ADCs and DACs receive their clock from a XC2V80 chip on the Nallatech BenADDA board, which is used for clock routing. The clock that is going to the ADCs and DACs is a free running clock; therefore, the registers within the User FPGA (XC2V2000 or XC2V3000) that are connected to the ADCs and DACs should be running off the same clock or a glitch could occur.

Because the ADC's and DAC's clock is free running, and not controlled by SysGen, there is no synchronization between the ADCs and DACs and the User FPGA design created in SysGen; thus, during Hardware Co-Simulation the clock must be set to free running.

Please see (Xilinx Answer 18281) for more information about using the clocking of the XtremeDSP Development Kit when doing Hardware Co-Sim.

AR# 17133
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article