UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17225

LogiCORE Direct Digital Synthesis (DDS) v4.2 - There appears to be vital information missing from the data sheet for the Multi-Channel DDS operation

Description

There appears to be vital information missing from the data sheet for the Multi-Channel DDS operation? For example: 

"What is the memory map information for the "A" port on the DDS Multi-Channel core?"

Solution

The following data sheet is an updated version containing the necessary information regarding multi-channel operations: 

 

http://www.xilinx.com/txpatches/pub/documentation/misc/dds.pdf
 

This can also be patched into CORE Generator by copying the updated PDF document into the following directory: 

 

$Xilinx\coregen\ip\Xilinx\fip2\com\Xilinx\ip\dds_v4_2\doc 

 

(Example:- C:\Xilinx\coregen\ip\Xilinx\fip2\com\Xilinx\ip\dds_v4_2\doc)

AR# 17225
Date Created 09/03/2007
Last Updated 05/15/2014
Status Archive
Type General Article