UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17230

6.1 EDK - PlatGen - Error when "Writing top-level and wrappers) HDL" "error at 0x097690098 during 0x78639766 read"

Description

Keywords: EDK, EST, PlatGen, Error, HDL

Urgency: Standard

General Description:
PlatGen issues the following error:

"error at 0x097690098 during 0x78639766 read"

Solution

This is caused by using invalid MHS syntax as illustrated below:

BEGIN proc_sys_reset
PARAMETER INSTANCE = proc_sys_reset_1
PARAMETER HW_VER = 1.00.a
PARAMETER C_EXT_RESET_HIGH = 0
PARAMETER C_NUM_PERP_RST = 32
PORT Dcm_locked = net_vcc
PORT Peripheral_Reset = proc_sys_reset_1_Peripheral_Reset & BIT1 & BIT3

The "&" symbol can only be used on interrupt port of the interrupt controller.

Update the MHS file with the correct syntax.
AR# 17230
Date Created 05/07/2003
Last Updated 03/05/2006
Status Archive
Type General Article