UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17295

LogiCORE PCI - How do you set the Card Bus Information Structure (CIS) Register using the v3.0 PCI LogiCORE?

Description

General Description:

How do you set the CIS register in the configuration header space when using the 3.0 PCI LogiCORE?

Solution

There is a 32-bit input to the core called "SUB_DATA." You can apply a 32-bit value to this port from inside the userapp. How the SUB_DATA signal is used by the core depends on how the core is configured (this is also under your control in the cfg file.) The bit of interest is called "External Subsystem ID and Subvendor ID".

If this bit is 1'b0:

- Reads of subsystem and subvendor in the device configuration space will return the value that is hard-coded in the cfg file

- Reads of cardbus CIS in the device configuration space will return the value that is being driven on SUB_DATA from the user application

If this bit is 1'b1:

- Reads of subsystem and subvendor in the device configuration space will return the value that is being driven on SUB_DATA from the user application

- Reads of cardbus CIS in the device configuration space will return the value of zero

AR# 17295
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article