We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17374

3.1 System Generator for DSP - ".do" files generated for Verilog black boxes are incorrect



The ".do" files generated when "Create testbench" is used have the wrong compilation command for Verilog black boxes. 


The ."do" files contain "vcom -93 myfile.v" when instead they should have "vlog myfile.v". 


This causes errors in compilation in ModelSim.


To work around this issue, manually edit the compilation line for Verilog files. Remove "vcom -93" and replace with "vlog". 


This has been fixed in the software as of System Generator for DSP v6.1.

AR# 17374
Date Created 09/03/2007
Last Updated 05/15/2014
Status Archive
Type General Article