We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17414

14.x Timing - Can I modify the Phase Shift on a DCM in FPGA Editor and have it affect timing analysis?


I modified the DCM Phase Shift value in FPGA Editor and saved the new NCD and PCF files. When I tried to analyze the timing with the new NCD and PCF files, I anticipated changes in the timing numbers. However, Timing Analyzer did not show any changes for my constraints.


FPGA Editor is correctly changing the PHASE_SHIFT value in the NCD file, and this change will be reflected in hardware. However, it is important to note that the FPGA Editor does not go back and modify the requirements on timing constraints in the PCF.

To work around this issue, you can modify the PHASE_SHIFT value in the UCF and then re-run the tools. As a result, the NCD and the PCF files will constrain the correct PHASE_SHIFT value, and hardware and timing analysis will match.
AR# 17414
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • More
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • ISE Design Suite - 14.2
  • ISE Design Suite - 14.3
  • ISE Design Suite - 14.4
  • Less