We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17488

6.1i XPower CPLD - Estimate Activity Rates process may fail if inputs set to 0 MHz


General Description : 

In my CPLD designs where inputs are set to 0 MHz, the Estimate Activity Rates process does not work correctly.


You can resolve this issue by entering a very small non-zero value on the appropriate input frequencies.

AR# 17488
Date Created 09/03/2007
Last Updated 05/15/2014
Status Archive
Type General Article