We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17496

6.1i PACE/NGDBuild - Assign Pins in PACE with HDL and NGDBuild reports a port-mismatch error


Keywords: mismatch, NGDBuild, PACE, pin

Urgency: Standard

General Description:
When I place pins in PACE, NGDBuild reports an error involving port mismatches.


This problem occurs because PACE is writing out the incorrect bus delimiters in the UCF.

You can work around this issue by loading the NGD from the design; this will correct the bus notation mismatch.

This should be fixed in the next major release of the software (after 6.1i).
AR# 17496
Date Created 06/20/2003
Last Updated 03/27/2007
Status Archive
Type General Article