UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17531

5.2i System ACE CF- The data sheet includes inaccurate information on the polarity of the POR_TEST signal

Description

General Description:

The data sheet includes inaccurate information on the polarity of the POR_TEST signal.

Solution

The correct description is a follows:

POR_TEST: Power-on-reset test output; this pin should be a true no connect on the board. POR_TEST is Low during power up and when POR_BYPASS and POR_RESET are asserted High (causing a device reset). After power up is complete, POR_TEST is High when POR_BYPASS is Low, or when POR_BYPASS is High and POR_RESET is Low.

POR truth table
POR truth table

*An internal timer circuit in the POR component determines when to release POR_TEST after power reaches the ON threshold.

AR# 17531
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article