UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17628

LogiCORE RapidIO - If a link or response timeout occurs in the RapidIO physical layer, will there be an indication of this on the logic layer response port?

Description

General Description: 

If a link or response timeout occurs in the RapidIO physical layer, is there any indication on the logic layer response port?

Solution

There currently is no way for the user to know when the physical layer's timeout register has expired. The only indication that you might get is that the ACK ID counter is rewound to resend the packet, but this could happen for other reasons as well, such as a CRC error. 

 

Currently, our interpretation is that users do not need to know this. However, perhaps we are wrong. We would welcome users' responses concerning why they need to know this, and if appropriate we could potentially add in a functionality to make this information available to the user. Please open a WebCase, and reference solution, at: 

http://support.xilinx.com/support/clearexpress/websupport.htm

AR# 17628
Date Created 09/03/2007
Last Updated 05/15/2014
Status Archive
Type General Article