UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17749

5.1i NGDBuild - NGDBuild fails on a subdesign that contains only wires/nets

Description

Keywords: NGDBuild, subdesign, submodule, wire, net

Urgency: Standard

General Description:
When I pass a subdesign/submodule that contains only wires/nets and no I/O buffers to NGDBuild, the tool fails, indicating that the design or module is empty. How can I ensure that this subdesign/submodule passes through NGDBuild without an error?

Solution

This is fixed in ISE 6.1i.

NGDBuild now issues a warning, informing users that the design does not contain any instances -- it no longer produces an error. Since the subdesign/submodule does not contain I/O buffers either, MAP will trim all the wire/nets. MAP produces an error to indicate that the design does not contain any logic or connections and, therefore, an empty design cannot be mapped.
AR# 17749
Date Created 08/05/2003
Last Updated 03/06/2005
Status Archive
Type General Article