UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17897

6.1 EDK - REVUP makes the following changes to a 6.1 EDK Project

Description

Keywords: XPS, 3.2 6.1, MPD, PAO

Urgency: Standard

General Description:
What changes are made to a 3.2 EDK project when it is opened in 6.1 EDK?

Solution

MPD FILE

- The PARAMETER VERSION line is removed; this should no longer be specified in the file.
- The sub-options in the BEGIN mycore line are moved to individual lines and each one of them is called an OPTION, as shown in the following example:

PSF200 : BEGIN mycore, IPTYPE=PERIPHERAL, EDIF=TRUE, HDL=VHDL

becomes the following:

PSF210:
BEGIN mycore
OPTION IPTYPE = PERIPHERAL
OPTION IMP_NETLIST = TRUE
OPTION HDL = VHDL

- The keyword EDIF to specify implementation style is changed to IMP_NETLIST 4; this is an optional step, but is recommended to stay in-sync with the latest MPD syntax.
- For SIGIS=INTERRUPT ports, the following are changed:
Psf200: LEVEL = LOW to Psf210: SENSITIVITY = LEVEL_LOW
Psf200: LEVEL = HIGH to Psf210: SENSITIVITY = LEVEL_HIGH
Psf200: EDGE = RISING to Psf210: SENSITIVITY = EDGE_RISING
Psf200: EDGE = FALLING to Psf210: SENSITIVITY = EDGE_FALLING


PAO FILE

- The <lib> <file> line specified does not have the ".vhd" or ".v" extensions specified.
AR# 17897
Date Created 08/28/2003
Last Updated 03/05/2006
Status Archive
Type General Article