We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17941

6.1i PACE - Edge constraints are not seen as valid LOC constraints


Keywords: valid, lock, LOC, constraints, edge

Urgency: Standard

General Description:
When I try to lock a bus or signal to an edge, the DRC does not allow me to do this.


This problem has been fixed in the latest 6.1i Service Pack, available at:
The first service pack containing the fix is 6.1i Service Pack 1.
AR# 17941
Date Created 09/05/2003
Last Updated 03/27/2007
Status Archive
Type General Article