We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 17955

6.1i ECS - A Verilog keyword is misspelled Verilog as "inital" in a test fixture generated by SCH2Verilog


Keywords: schematic, Verilog, test fixture

Urgency: Standard

General Description:
The Verilog test fixture generated for a schematic source contains a spelling error ("inital" should be spelled as "initial"), and this error prevents the test fixture from compiling in MXE. The error is as follows:

// Initialize Inputs
`ifdef auto_init
inital begin


This problem has been fixed in the latest 6.1i Service Pack, available at:
The first service pack containing the fix is 6.1i Service Pack 1.
AR# 17955
Date Created 09/08/2003
Last Updated 01/08/2006
Status Archive
Type General Article