We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1800

FPGA Compiler - Wire load not found "parttype-s_wc"


The FPGA Compiler command set_wire_load "parttype-s_wc" causes the following error:

Wire load not found "parttype-s_wc"


This is caused by the link and target libraries in the .synopsys_dc.setup file not being set to the part that is being targeted. The example setup file fc4k.synopsys_dc.setup in $ds401/examples/synopsys looks like:

target_library = {xprim_4005-5.db xprim_4000-5.db xgen_4000.db \ xio_4000-5.db xfpga_4000-5.db}

If the xprim_4005-5 is missing, or the wire load is being set for a different part, you will receive this error.

Set the xprim_####-#.db in the link and target libs in the setup file to the correct part and speed grade. Make sure that the link and target are identical.

AR# 1800
Date Created 08/21/2007
Last Updated 02/25/2014
Status Archive
Type General Article