UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18037

6.2/6.1 EDK - JTAG PPC CNTLR v1.00.b: Verilog version contains a syntax error

Description

Keywords: JTAGPPC, version b, Virtex-II Pro

Urgency: Standard

General Description:
The Verilog JTAG PPC CNTLR v1.00.b component contains a syntax error.

This solution applies only to the Virtex-II Pro devices.

Solution

1

You can correct this syntax error by opening the "jtagppc_cntlr.v" file found in the following directory:

"EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v1_00_b\hdl\verilog"

Correct the JTAGPPC component instantiation to match the following:

JTAGPPC jtagppc_i (
.TCK (JTGC405TCK_All), // O
.TDIPPC (JTGC405TDI_1), // O
.TMS (JTGC405TMS_All), // O
.TDOPPC (C405JTGTDO_Last), // I
.TDOTSPPC(C405JTGTDOEN_All) // I
);

A closing bracket is required.

2

Also, the following assignments must be updated:

assign JTGC405TRSTNEG_all = TRSTNEG;

Because Verilog is case sensitive, this is the wrong net, and should be:

assign JTGC405TRSTNEG_All = TRSTNEG;
AR# 18037
Date Created 09/15/2003
Last Updated 03/07/2006
Status Archive
Type General Article