We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18078

Packaging: Wire-Bonded (BG / FG packages) - Why are package trace length/flight times for wire-bond packages not available?


Why are package flight time for wire-bond packages not available?


For high-speed applications, it has been standard design practice to use Flip-Chip packages over wire-bonded ones. The I/O trace lengths in the substrate affect performance, especially in high-speed applications.

This stems from the current path between the die and the substrate balls. The electrical delay of the Flip-Chip substrate traces are much easier to predict than those of wire-bonded package wires.

In high-speed design applications, these delays could be quite significant, so they must be included in performance analysis models.

The Flip-Chip packages have a structural arrangement that makes delays associated with these traces very predictable within reasonable tolerance. Some newer bond wire packages do have flight time associated with them.

AR# 18078
Date Created 09/19/2003
Last Updated 07/18/2016
Status Active
Type General Article
  • CoolRunner-II
  • CoolRunner-II XA
  • Spartan-3
  • More
  • Spartan-3 XA
  • Spartan-3A
  • Spartan-3A DSP
  • Spartan-3E
  • Spartan-6 LX
  • Spartan-6 LXT
  • Virtex
  • Virtex QPro/R
  • Virtex-4 FX
  • Virtex-4 LX
  • Virtex-4 QPro/R
  • Virtex-4 SX
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-5Q
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Virtex-II
  • Virtex-II Pro
  • Virtex-II Pro X
  • Virtex-II QPro/R
  • Virtex-E
  • Virtex-E QPro
  • Less