We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18115

8.1i/7.1i Simulation - DCM outputs are "0" and the DCM does not lock (UniSim and SimPrim VHDL models) (DCM reset requirement)


When I run a DCM simulation in 6.1i, the outputs are "0" and the DCM does not lock. This simulation was working in the 5.1i/5.2i versions of the ISE design tools.


New requirements have been introduced into the DCM model that are causing this discrepancy. These requirements have been added based on new results from testing the DCM. The new requirements are as follows:

- The RST input signal is asynchronous and should be held High for at least three clock cycles.

- While the DCM is in reset, a valid clock should be provided to the CLKIN pin of the DCM.

The older DCM model was not checking for this condition.

The Virtex-II/-II Pro and Spartan-3 User Guides list these requirements as well:


Beginning with the ISE 8.1i Service Pack 2, if these requirements are not met, the LOCK signal will go to X.
AR# 18115
Date Created 09/03/2007
Last Updated 05/11/2011
Status Archive
Type General Article