UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18146

6.1 / 3.2 EDK - Timing constraints for DCR bus

Description

Keywords: EDK, DCR, PPC, PowerPC, Timing

Urgency: Standard

General Description:
I am using the DCR bus in my design. What timing constraints should I use?

Solution

The following documentation provides an overview of the timing constraints associated with the DCR bus:

http://www.xilinx.com/txpatches/pub/documentation/misc/ppc_dcr_timingguide.pdf
AR# 18146
Date Created 09/29/2003
Last Updated 03/07/2006
Status Archive
Type General Article