UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18227

3.1 SP1 System Generator for DSP and LogiCORE FFT v2.0 - Why is my FFT not being generated for Virtex-II, when using ISE 6.1i?

Description

General Description: 

Why is my FFT not being generated for Virtex-II, when using ISE 6.1i?

Solution

This is because the XCO has an extra "2" after the XilinxFamily specification. 

 

The work-around is to manually generate the Cores and place them in your directory: 

 

1. Generate the ISE Project Navigator project. 

 

2. Modify the XCO files in the "./corework" directory: 

SET XilinxFamily = Virtex2 

 

3. Regenerate the Cores using CORE Generator. 

 

4. Move the ".edn" files to the implementation directory to replace the incorrectly generated cores. 

 

5. Copy the cores to the "./corework" directory 

 

6. Uncheck the Generate Core option in SysGen, for each of the DA FIR cores.

AR# 18227
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article