We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 18348

6.1i ISE - A testbench is not recognized and associated with a project source in Project Navigator


Keywords: Project Navigator, testbench, Verilog, ModelSim, tf

Urgency: Standard

General Description:
A testbench file is not correctly recognized and is placed in the project hierarchy in the Sources in the Project window.


This problem has been fixed in the latest 6.2i Service Pack, available at:
The first service pack containing the fix is 6.2i Service Pack 1.

You can also work around this issue by removing the testbench file from the ISE project (Source -> Remove), then adding it back into the project to correctly associate it to the relevant file.
AR# 18348
Date Created 11/03/2003
Last Updated 02/07/2006
Status Archive
Type General Article